Advanced FPGA Engineer

General Dynamics Mission SystemsVA-Manassas, VA
12h$122,785 - $136,215Onsite

About The Position

We are ready to hire an FPGA Engineer to join our Air and Missile Defense (AMDR) program working to develop and deploy the next generation AN/SPY-6 radar for the U.S. Navy. Our close-knit team is passionate about delivering the best product to the Navy to help protect our country. Imagine being part of the team that develops the technologies, products and services that help our nation’s heroes keep our nation safe. The work is important. The challenges are career-defining. The opportunity is waiting for you at GDMS as an FPGA Engineer. What You’ll Experience: Your Role: Leading and contributing to advanced FPGA design, development, debugging, and testing projects. Collaborating with a dynamic team on cutting-edge technologies and innovative solutions. Hands-on experience with industry-standard tools like AMD Vivado and simulation tools such as QuestaSim. Opportunities to tackle complex technical challenges and make a significant impact. A supportive and flexible work environment that fosters professional growth. Responsible for definition, design, verification, documentation, development, maintenance and debug of several classified FPGA (Field Programmable Gate Array) Determines architecture, system simulation and detailed design approach Defines module interfaces and all aspects of devise design and simulation Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization Creates test and simulation plans that establish functional criteria Verifies test results and analyzes performance May also review vendor capabilities, foundry technologies, device libraries and simulation tools Participates in the improvement of the ASIC/FPGA organizational processes Review, modify and debug existing RTL code and cores in an effort to find, understand and repair complex problems reports at several different Radar test sites Participate in a fast paced environment that supports several geographically dispersed Radar test sites Participate in daily customer call in an effort to provide suggestions to help resolve and diagnosis problems that may be difficult to recreate in simulation or with test hardware available in our labs Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle Some Travel may be required

Requirements

  • 5+ years hardware development experience using FPGAs, microprocessors, high speed digital circuits in embedded designs
  • 3+ years of experience with FPGA designs, VHDL and/or Verilog
  • Experience working with FPGA soft CPU cores similar to Xilinx microblaze
  • Experience with AMD/Xilinx ISE, Vivado, Vitis, Chipscope FPGA tools; experience with Altera tools will be considered
  • Experience with designing/debugging high speed interfaces (10GE, 1GE, aurora, PCIe, RLDRAM, DDRx)
  • Independently determines approach to solutions and works under limited direction
  • Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field.
  • Also requires 5+ years of job-related experience, or a Master's degree and 3 years of job-related experience.
  • Department of Defense Secret security clearance is required at time of hire.
  • Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information.
  • Due to the nature of work performed within our facilities, U.S. citizenship is required.

Nice To Haves

  • Experience working with/in a Linux OS environment
  • Experience with high speed digital electronics, proper timing and debugging capabilities
  • Embedded software development and/or digital board design experience
  • An understanding of Digital Signal Processing (DSP) techniques and layout of high-speed digital boards
  • Knowledge of Ethernet networking and packet structure
  • Working Knowledge of lab test equipment (scopes, multimeters , spectrum analyzers, etc.)
  • Basic knowledge of C/C++ programming
  • Experience with WireShark or similar tools
  • Basic knowledge of RF technology and Radar operations

Responsibilities

  • Leading and contributing to advanced FPGA design, development, debugging, and testing projects.
  • Collaborating with a dynamic team on cutting-edge technologies and innovative solutions.
  • Hands-on experience with industry-standard tools like AMD Vivado and simulation tools such as QuestaSim.
  • Opportunities to tackle complex technical challenges and make a significant impact.
  • A supportive and flexible work environment that fosters professional growth.
  • Responsible for definition, design, verification, documentation, development, maintenance and debug of several classified FPGA (Field Programmable Gate Array)
  • Determines architecture, system simulation and detailed design approach
  • Defines module interfaces and all aspects of devise design and simulation
  • Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
  • Creates test and simulation plans that establish functional criteria
  • Verifies test results and analyzes performance
  • May also review vendor capabilities, foundry technologies, device libraries and simulation tools
  • Participates in the improvement of the ASIC/FPGA organizational processes
  • Review, modify and debug existing RTL code and cores in an effort to find, understand and repair complex problems reports at several different Radar test sites
  • Participate in a fast paced environment that supports several geographically dispersed Radar test sites
  • Participate in daily customer call in an effort to provide suggestions to help resolve and diagnosis problems that may be difficult to recreate in simulation or with test hardware available in our labs
  • Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle
  • Some Travel may be required

Benefits

  • An exciting career path with opportunities for continuous learning and development.
  • Research oriented work, alongside award winning teams developing practical solutions for our nation’s security
  • Flexible schedules with every other Friday off work, if desired (9/80 schedule)
  • Competitive benefits, including 401k matching, flex time off, paid parental leave, healthcare benefits, health & wellness programs, employee resource and social groups, and more
  • See more at gdmissionsystems.com/careers/why-work-for-us/benefits
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service