ASIC Design Verification Engineer

Advanced Micro Devices, Inc•Austin, TX

11d•Hybrid

About The Position

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The AMD UMC Team (part of the MSIP organization) is looking for an ASIC Design Verification Engineer to join our growing team. We develop leading-edge DDR/LPDDR technologies powering data center and machine learning workloads. This team is part of the development for tomorrow’s clients, server, embedded, graphics, and semi-custom chips. You will be involved in all aspects of IP verification starting from helping to create a verification architecture, defining test plans, verification environment development, and verification closure/sign-off. As a key contributor to the success of AMD’s IP, you will be part of a leading team to drive and improve AMD’s abilities to deliver the highest quality, industry leading technologies to market. The NBIO Team fosters and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON I am a strong analytical thinker with excellent problem‑solving abilities and keen attention to detail. I work well in team environments and communicate effectively, drawing on solid interpersonal skills. A self‑starter by nature, I independently drive tasks to completion and thrive in fast‑paced, multi‑project settings that use state‑of‑the‑art tools and technologies. I maintain a continuous improvement mindset and bring strong expertise as a verification lead and architect.

Requirements

ASIC verification experience
Strong understanding of digital design and computer architecture
Proficient in Verilog, System Verilog, C/C++, UVM, OOP, and working in Linux and Windows environments
ASIC design knowledge and be able to debug System Verilog RTL code using simulation tools
BS/MS degree in Engineering (Electrical, Electronics, Computer) or Computer Science.

Nice To Haves

Experience in security verification would be an asset

Responsibilities

Collaborate with IP architects to come up with verification architecture and development plans
Participate in verification of complex IP blocks and take end-to-end ownership of key features for all projects
Work on test plans, verification environment development, regression, and coverage closure
Develop modifying and maintaining VIP, libraries, verification environments, testcases (random and directed) using System Verilog/UVM/SystemC
Triaging and Debugging Regressions
Analyzing code and functional coverage
Deploying industry-leading verification methodologies such as UVM and formal Verification
Reproducing functional bugs found in post-silicon in dynamic simulation and/or formal verification environments
Conducting and participating in code reviews
Develop and maintain scripts and tools to continuously improve in engineering infrastructure, methodology and execution