Member of Technical Staff-PF Physical Design Lead

Micron TechnologyFolsom, CA
11d$223,080 - $280,800Hybrid

About The Position

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Lead the layout effort and contribute to the design by suggesting solutions for the optimization of Memory, Logic, and Analog circuits for DRAM and other memory technologies. Understanding and execution of layout methodology from initial chip plan to tape-out. Collaborate with design teams to meet floor planning, placement, and routing requirements. Ability to debug problems, find effective solutions without any supervision, and negotiate with the design engineering staff. Communicate effectively across functional groups e.g. TD, design, verification, and CAD. Deliver a test chip, a revision core, or a revision chip independently or lead a layout team. Drive innovation and be proactive in identifying and flagging design issues, performance problems, and opportunities to improve design and layout-driven performance and reduce power consumption. Parasitic modeling extraction and assisting design engineers, reticle experiments, and required tape-out revisions. May telecommute part-time.

Requirements

  • Minimum Bachelor’s degree or equivalent experience in Electrical Engineering or related field, and 8 years of proven experience in the job offered or related occupation.
  • Semiconductor process flow, mask levels, construction of active and passive devices
  • DRC and Layout vs. Schematic (LVS) verification
  • Layout design projects, including planning, scheduling, and layout resource management
  • Circuit simulations to optimize the layout design
  • Tape-out process flow

Responsibilities

  • Lead the layout effort and contribute to the design by suggesting solutions for the optimization of Memory, Logic, and Analog circuits for DRAM and other memory technologies.
  • Understanding and execution of layout methodology from initial chip plan to tape-out.
  • Collaborate with design teams to meet floor planning, placement, and routing requirements.
  • Ability to debug problems, find effective solutions without any supervision, and negotiate with the design engineering staff.
  • Communicate effectively across functional groups e.g. TD, design, verification, and CAD.
  • Deliver a test chip, a revision core, or a revision chip independently or lead a layout team.
  • Drive innovation and be proactive in identifying and flagging design issues, performance problems, and opportunities to improve design and layout-driven performance and reduce power consumption.
  • Parasitic modeling extraction and assisting design engineers, reticle experiments, and required tape-out revisions.

Benefits

  • Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.
  • We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
  • Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Additionally, Micron benefits include a robust paid time-off program and paid holidays.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service