Platform Integration Engineer

Intel CorporationAustin, TX
5dHybrid

About The Position

Intel is seeking an experienced Platform Integration Engineer and Micro Architect for the Intel Chassis Group. The Chassis Group is chartered to deliver the chassis for multiple SoCs within Intel. The role involves Working with the SoC architecture teams to understand the SoC chassis requirements Designing and developing high-performance networks-on-chip which meet the SoC PPA requirements Coordinating with the foundation IP development team within the Chassis Group to modify/create IP components as per SoC needs

Requirements

  • You must possess the minimum qualifications to be initially considered for this position.
  • This position is not eligible for Intel's immigration sponsorship.
  • Minimum Qualifications Bachelor's in Science, Electrical Engineering or equivalent with 5+ years experience – OR – Master's degree in Science, Electrical Engineering or equivalent with 4+ years experience
  • Experience in SOC and/or IP design
  • Experience in SoC interconnect design and microarchitecture, coherent and non-coherent fabrics, AMBA/PCIe/CXL protocols and memory subsystems.

Nice To Haves

  • 8+ years of experience in: SOC and/or IP design
  • Microarchitecture and design of IP sub-systems including 5+ years' experience in fabrics for AI SoCs
  • Expertise in Verilog/System Verilog, Lint/CDC/RDC
  • Expertise in AMBA protocols (CHI, AXI, AHB, APB) and PCIe/CXL
  • Experience in designing credit-based interconnect systems with QoS, security, debug/trace and RAS
  • Good understanding of coherency concepts
  • Experience in analyzing power, performance and area trade-offs in designs
  • Experience in working with architecture, verification, formal verification, emulation and firmware teams
  • Ability to work with physical design to understand floor plan constraints and optimize fabric design based on these requirements
  • Experience with leading edge process nodes
  • Good understanding of memory subsystems including HBM and LPDDR
  • Strong communication skills
  • Demonstrated ability to work across large, geographically distributed engineering teams across multiple time zones

Responsibilities

  • Working with the SoC architecture teams to understand the SoC chassis requirements
  • Designing and developing high-performance networks-on-chip which meet the SoC PPA requirements
  • Coordinating with the foundation IP development team within the Chassis Group to modify/create IP components as per SoC needs

Benefits

  • We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
  • Find out more about the benefits of working at Intel.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service