Silicon Design Verification Engineer

Advanced Micro Devices, IncSan Jose, CA
2dHybrid

About The Position

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a member of the Front-End Verification team, you will play a critical role in validating the functional correctness of next-generation AMD/Xilinx programmable devices. Working across a multi-site, global engineering organization, you will drive high-quality verification execution from feature definition through silicon readiness. THE PERSON: You are passionate about digital design and advanced verification methodologies. You thrive in collaborative, cross-functional environments and communicate effectively across sites and time zones. With strong analytical and problem-solving skills, you take ownership of complex technical challenges and are motivated to continuously learn and improve.

Requirements

  • Strong understanding of computer architecture and logic design
  • Knowledge of Verilog, system Verilog and UVM is a must
  • Strong understanding of state of the art verification techniques, including assertion and constraint-random metric-driven verification
  • Working knowledge of C/C++ and Assembly programming languages
  • Exposure to scripting (python preferred) for post-processing and automation
  • Experience with gate level simulation, power and reset verification
  • Bachelors or Masters degree in computer engineering/Electrical Engineering or a related field

Responsibilities

  • Collaborate with architects, hardware and firmware engineers to understand the new features to be verified
  • Take ownership of block level verification tasks
  • Define test plans, test benches, and tests using System Verilog and UVM
  • Debug RTL and Gate simulations and work with HW and SW development teams to verify fixes
  • Review functional and code coverage metrics to meet the coverage requirements
  • Develop and improve existing verification flows and environments
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service