Staff Mixed Signal Design Engine, HBM

Micron Technology • Richardson, TX

1d

About The Position

Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Requirements

• Bachelor’s degree or Master’s degree or equivalent experience in Electrical Engineering or Computer Engineering.
• Typically 10+ years in digital design or system‑on‑chip (SoC) integration with ownership of complex logic through tape‑out.
• Expertise in SystemVerilog RTL design, integration, and debug; clock and reset architecture; CDC and RDC methodologies; and low‑power design concepts such as clock gating and power‑state management.
• Knowledge of design‑for‑debug and design‑for‑test fundamentals and experience coordinating multi‑functional technical efforts.

Nice To Haves

• Experience supporting post‑silicon validation through debug correlation and structured issue resolution.
• Background integrating scan, MBIST, LBIST, and related DFT or debug features.
• Experience developing verification plans and partnering with DV teams to reach coverage goals.
• Ability to refine micro‑architecture to improve timing and provide mentorship on constraints.

Responsibilities

• Define micro‑architecture for base‑die digital subsystems, including high‑bandwidth memory (HBM) channel support logic, initialization and boot sequencing, training orchestration, configuration and control registers (CSR), telemetry, performance counters, and reliability features such as error logging and recovery sequencing.
• Translate system requirements into timing, power, and area budgets with physical layer (PHY) and system architects, and maintain interface specifications for bus protocols, clock‑domain crossing (CDC) strategy, and reset strategy.
• Implement synthesizable register‑transfer level (RTL) designs in SystemVerilog and integrate multi‑channel logic, including interrupts, events, register maps, scan hooks, and design‑for‑test (DFT) interfaces.
• Ensure stable reset and power‑up behavior, support corner‑case handling, and maintain clear engineering change order (ECO) pathways.
• Collaborate with design verification (DV) teams to create verification plans, achieve coverage goals, complete CDC and reset‑domain crossing (RDC) checks, and debug RTL, testbench, and gate‑level issues.
• Provide guidance on timing constraints for clocks, exceptions, and path intent, and refine micro‑architecture to address timing‑critical paths.
• Partner with DFT and test teams to integrate scan, memory built‑in self‑test (MBIST), logic built‑in self‑test (LBIST), boundary access, and debug instrumentation.
• Support post‑silicon validation by supplying debug hooks, correlating issues to RTL or architecture, and enabling efficient issue resolution.

Benefits

• Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.
• We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
• Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
• Additionally, Micron benefits include a robust paid time-off program and paid holidays.
• For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

What This Job Offers

• Job Type: Full-time
• Career Level: Mid Level